NXP Semiconductors /LPC18xx /GIMA /CTIN_7_IN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTIN_7_IN

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NOT_INVERTED)INV 0 (NO_EDGE_DETECTION)EDGE 0 (DISABLE__SYNCHRONIZ)SYNCH 0 (DISABLE_SINGLE_PULSE)PULSE 0 (CTIN_7)SELECT0RESERVED

EDGE=NO_EDGE_DETECTION, INV=NOT_INVERTED, SYNCH=DISABLE__SYNCHRONIZ, PULSE=DISABLE_SINGLE_PULSE, SELECT=CTIN_7

Description

SCT CTIN_7 capture input multiplexer (GIMA output 23)

Fields

INV

Invert input

0 (NOT_INVERTED): Not inverted.

1 (INPUT_INVERTED): Input inverted.

EDGE

Enable rising edge detection

0 (NO_EDGE_DETECTION): No edge detection.

1 (RISING_EDGE_DETECTIO): Rising edge detection enabled.

SYNCH

Enable synchronization

0 (DISABLE__SYNCHRONIZ): Disable synchronization.

1 (ENABLE__SYNCHRONIZA): Enable synchronization.

PULSE

Enable single pulse generation.

0 (DISABLE_SINGLE_PULSE): Disable single pulse generation.

1 (ENABLE_SINGLE_PULSE): Enable single pulse generation.

SELECT

Select input. Values 0x4 to 0xF are reserved.

0 (CTIN_7): CTIN_7

1 (USART3_RX_ACTIVE): USART3 RX active

2 (SOF0_START_OF_FRAME): SOF0 (Start-Of-Frame USB0)

3 (SOF1_START_OF_FRAME): SOF1 (Start-Of-Frame USB1)

RESERVED

Reserved

Links

()